Abstract-This letter reports a new 900 V 4H-SiC JBSFET containing an MOSFET with an integrated JBS diode in the center area of the chip. Both MOSFET and JBS diode structures utilize the same edge termination structure, which results in 30% reduction in SiC wafer area consumption in case of 10 A rating device. In order to form a Schottky contact for the JBS diode as well as ohmic contacts for n+ source and p+ body of the MOSFET, a simple metal process flow has been newly developed. It was found that Ni can simultaneously form ohmic contacts on n+ and p+ implanted regions while it remains a Schottky contact on the n-epitaxial drift layer when it is annealed at moderate temperature (900°C for 2 min). The proposed JBSFET was successfully fabricated using a nine-mask on 6-in 4H-SiC wafers.
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I. INTRODUCTION

B
IPOLAR operation of the inherent body-diode in a Silicon Carbide (SiC) MOSFET structure is undesirable for reliable device operations [1] and reduced conduction loss. A Schottky contact based unipolar-type diode can be externally connected in parallel to a MOSFET as a separate chip in order to accommodate current in the opposite direction [2] . In this case, the body-diode formed by the p-well and n-drift junction in the MOSFET structure will not turn-on. When a unipolar mode diode is integrated in a MOSFET structure on a single chip, it is beneficial because both MOSFET and diode not only share the forward conducting layer but they also share the edge termination region such that a significant reduction in SiC wafer area can be expected [3] . In addition, this approach will reduce the number of packages in half bringing down the cost of implementing this technology in power converters. It will also improve efficiency and increase switching frequency by eliminating the parasitic inductance between separately packaged devices.
Panasonic proposed a MOSFET structure integrated with unipolar internal MOS-channel diode [4] . However, since its diode structure is utilizing the MOSFET channel, and a diode requires a certain knee voltage, it is difficult to attain balanced current handling capabilities from both MOSFET and diode at the same forward voltage drops. In addition, n-epitaxial channel needs to be engineered to ensure diode current at reasonable voltage drop, which may bring issues in process latitude, and other reliability concerns in the MOSFET operation. Hestia Power Incorporation and Mitsubishi also demonstrated a MOSFET with embedded diode. In their approaches, Schottky region was formed by a separate metal process [5] , [6] . This letter presents a simple method to accomplish a unipolar antiparallel Junction Barrier Schottky (JBS) diode functionality within the SiC MOSFET structure. A simple fabrication scheme has been developed for the proposed JBSFET in order to avoid adding any processing steps to the conventional MOSFET fabrication flow. Detail discussions on the device cell structure, layout approach, metal process flow, and electrical characteristics are provided in this letter. Fig. 1(a) shows the layout of the proposed SiC JBSFET. The pure JBS diode area is surrounded by MOSFET cells. It is convenient to place the MOSFET outside because the gate pad does not interrupt the big source pad, which makes the wire bonding easier, and the wire to the gate pad shorter. Area for each MOSFET and JBS diode can be determined through 2-D device simulations to target a specific current. In order to achieve equal current handling capability for the MOSFET in the first quadrant and the JBS diode in the third quadrant, 25% more area was allocated for the JBS diode compared with the MOSFET to allow for its knee voltage of 1.3V. 4 µm wide, non-equally spaced, 12 floating field rings served as the edge termination structure. The spacing between each ring is gradually increased in a manner that s n = s 1 + (n − 1)×s i , where s 1 is the first spacing, and s i is the incremental spacing. A cross-section of the proposed SiC JBSFET is shown in Fig. 1(b) . It is important to note that a single metal, single thermal treatment process was used to simultaneously form ohmic contacts on n+, p+ implanted regions, and Schottky contact on n-4H-SiC epi-layer. Nickel (Ni) is the most commonly used metal for the ohmic contact formation on n+ region on SiC with a RTA process at higher than 950°C. Ni is also able to form an ohmic contact on p+ implanted region at the same time [7] , [8] . However, there are no detailed reports on the formation of n-Schottky contacts simultaneously with n+ and p+ ohmic contacts [9] . For the purpose 0741-3106 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
II. DEVICE STRUCTURE AND FABRICATION TECHNOLOGY
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. of this work, Ni is required to remain a Schottky contact on n-epi-layer after the RTA process. Therefore, careful investigation to optimize the RTA condition was required. A 10 µm thick, 8 × 10 15 cm −3 doped n-type epi-layer on a 6-inch, n+ 4H-SiC substrate was used to fabricate the JBSFETs. A PiN diode, and a MOSFET using the same cell structure are also fabricated at the same process flow. Aluminum, and Nitrogen ion implants were used for making p-well/p+body, and n+source, respectively. The 0.7 µm deep p-well as well as p+body contact for the MOSFET also form the p+ grid for the JBS diode ( Fig. 1(b) ). Implantation steps were followed by a 1650°C 10-min activation anneal with a carbon cap. 50 nm thick gate oxide was formed by 1175°C dry oxidation, followed by a POA in nitric oxide ambient. Interlayer dielectric was deposited and etched to open ohmic and Schottky regions. Ni was deposited on the frontside and patterned, followed by 2-min RTA at various temperatures; 800°C, 900°C, 950°C. Back-side metal contact was also formed by Ni deposition, and the same RTA process. 4 µm thick Al-based metal was used for the source metal, and gate pad. Front-side was passivated by nitride, and polyimide. Finally, a solderable metal stack was deposited on the backside.
III. EXPERIMENTAL RESULTS AND DISCUSSIONS Fig. 2(a) shows typical output characteristics of the fabricated JBSFET and MOSFET. As expected, the MOSFET has a lower on-resistance than the JBSFET in the forward conduction mode (first quadrant) due to the area consumed by the JBS diode. At the same active area (4.5 mm 2 ), specific on-resistances at drain current of 1A are 7.25 mohm·cm 2 and 12.5 mohm·cm 2 for the MOSFET and the JBSFET, respectively. However, in the third quadrant, the JBSFET provides a very low forward drop due to the conduction of the JBS diode as shown in Fig. 2(b) . In contrast to the MOSFET, the JBSFET shows exactly same current-voltage characteristics regardless of the gate biases. It should be noted that it is flexible to achieve a desired current in each first and third quadrant from the JBSFET by allocating appropriate area in its layout design.
In order to establish a single metal process that simultaneously satisfy Schottky contact on n-epi-layer, and ohmic contacts on n+ and p+ implanted regions, both forward conduction and blocking behaviors were carefully investigated. Table 1 summarizes Ni contact characteristics on Schottky test sites (on n-epi) and n+/p+ TLM structures. The Ni on n-epi layer shows the near-ideal Schottky behavior when annealed at 900°C for 2 minutes. At the same condition, ohmics on n+ and p+ implanted area provide reasonable specific contact resistances too. Fig. 3 plots the specific on-resistances of JBSFETs annealed at different temperatures and the MOSFET annealed at 950°C. It is noteworthy that the specific on-resistance of the JBSFET is higher than that of the standalone MOSFET because MOSFET cells in the JBSFET only takes 45 % of the active area. When Ni is annealed at 850°C, device on-resistance is about twice higher than that of the other two JBSFETs annealed at higher temperatures. It is interesting to observe the on-resistance tends to decrease as drain bias increases, which may be attributed to the reduced ohmic resistance when heated during current conduction. In contrast, 900°C annealed JBSFET shows only 3% increased on-resistance when compared with 950°C annealed JBSFET. Fig. 4 shows blocking behaviors of JBSFETs with contacts annealed at different temperatures. A PiN diode and a MOSFET having the same chip size are also included for a comparison purpose. When the Ni was annealed at 950°C, the JBSFET shows large leakage current in the blocking mode of operation because of the reduced barrier height (see Table 1 ) and/or inhomogeneous barrier of Ni contact to the n-epilayer [10] , [11] . The 900°C annealed JBSFET shows as low a leakage current as the 850°C annealed one; both characteristics are also very close to that of PiN diode fabricated on the same wafer. Observations in Fig. 3 , and Fig. 4 clearly demonstrate that Ni can serve as a multi-functioning metal when annealed at moderate temperature (900°C), meeting requirements for the proposed JBSFET applications. In the current study, MOSFET cells and JBS cells were placed exclusively in the top-view layout. Both the JBS diode and the MOSFET share the edge termination structure resulting in about 30% saving of wafer area. A further improvement in forward characteristics of the JBSFET is expected by placing the JBS diode cell in the middle of the MOSFET cell [3] . In this approach, the drift layer can be more effectively utilized for both MOSFET and JBS diode conductions. One can flexibly allocated some area just for pure JBS diode or pure MOSFET cells as needed for its application.
IV. CONCLUSION A SiC JBSFET (JBS diode integrated SiC MOSFET) was successfully fabricated using a simple metal scheme. The presented SiC JBSFET uses smaller wafer area because diode and MOSFET share the edge termination as well as the current conducting drift region. Providing a single chip for both MOSFET and diode functionalities, the proposed JBSFET should enable a higher frequency operation when used in a converter. A single metal process using Ni for the JBSFET greatly simplifies the fabrication scheme. The developed process scheme can also be applied for n-Schottky and p+ohmic for JBS diodes, and ohmic contacts on n+source, p+body contact regions for SiC n-MOSFETs. This approach simplifies mask layouts and eliminates at least one mask step for the fabrication of SiC JBS diodes and power MOSFETs.
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